Ab.vtracf -Charge injection in MOS switches has been analyzed. The anatysis has been extended to the generrd case including signal-source resistance and capacitance. Universal plots of percentage channel charge injected are presented. Normalized variables are used to facilitate usage of the plots. The effects of gate voltage falting rate, sigual-source Icvel, substrate doping, substrate hias, switch dimensions, as well as the source and holding capacitances are all included in the plots. A small-geometry switch, slow switching rate, and small source resistance can reduce the charge injection effect. On-chip test circuitry with a unity-gain operational amplifier, which reduces the disturbance imposed by measurement equipment to a minimum, is found to be an excellent monitor of the switch charge injection. The theoretical results agree with the experimental data.
I. INTRODUCTION
I N A monolithic sample and hold, a signal is stored on a capacitor. The accuracy of sample-and-hold circuits is disturbed by charge injected when the sampling switch turns off. The majority of sample-and-hold circuits are implemented using MOS technologies because the high input impedance of MOS devices performs excellent holding function. When the switch connecting the signal-source node and the data-storage node is turned on, the sampling function is performed. When the switch is turned off, the data stored in the storage node will be held until the next operation step occurs. However, an MOS switch is not an ideal switch. A finite amount of mobile carriers are stored in the channel when an MOS transistor conducts. When the transistor turns off, the channel charge exits through the source, the drain, and the substrate electrodes. The charge transferred to the data node during the switch turning-off period superposes an error component to the sampled voltage. In addition to the charge from the intrinsic channel, the charge associated with the feedthrough effect of the gate-to-diffusion overlap capacitance also enlarges the error voltage after the switch turns off [1] . This charge injection problem was identified in the early stage of switched-capacitor circuit development. Various compensation schemes [2] , [3] have been used to reduce the switch-induced error voltage. As the design of higher preci- [5] with an attempt to improve the measurement accuracy. In this paper, analysis on the general case of switch charge injection is described in Section II. Analytical models of special cases are also presented. A better test structure for monitoring switch charge injection is proposed in Section III. Experimental results are presented in Section IV. A conclusion is given in Section V.
II. ANALYSIS
We assume that the charge pumping phenomenon due to the capture of channel charge by the interface traps is insignificant and all the channel charge exits through the source and drain electrodes when the transistor turns off. The turn-off of an MOS switch consists of two distinct phases. During the first phase, the gate voltage is higher than the transistor threshold voltage. There is a conduction channel that extends from the source to the drain of the transistor. As the gate voltage decreases, mobile carriers exit through both the drain end and the source end and the channel conduction decreases. During the second phase, the gate voltage is below the transistor threshold voltage arid the conduction channel does not exist any more. The coupling between the gate and the data-holding node is merely through the gate-to-diffusion overlap capacitance. In our analysis, attention is focused on the switch charge 0018 -9200/87/0400-0277$01 .00 W987 IEEE injection due to the first phase of the switch turn-off. The circuit schematic corresponding to the general case of switch charge injection is shown in Fig. 1 . Capacitance CL is the lumped capacitance at the data-holding node. Resistance R~could be the output resistance of an operational amplifier, while capacitance C~could be the lumped capacitance associated with the amplifier output node.
Let C~represent the total gate capacitance, including both the channel capacitance and gate-to-source/gate-todrain overlap capacitances:
(1)
By following the derivation presented in [1], Kirchkoff's current law at node A and node B requires
where u~and USare the error voltages at the data-holding node and the signal-source node, respectively. Gate voltage is assumed to decrease linearly with time from the ON value V~:
vG=vH-ut (4) where U is the falling rate. When the transistor is operated in the strong inversi& region id=p (vHT-u) (uL-u~) 
s
No closed-form solution to this set of equations can be found. Numerical integration can be employed to find the results. Analytical solutions to special cases are given below. Fig. 2(a) shows the case with only a voltage source at the signal-source node. Since CS>> CL, us can be approximated as zero and the governing equation reduces to CL: U. (9) When the gate voltage reaches the threshold condition, the error voltage at the data-holding node is Another special case is when the source capacitance is negligibly small, as is shown in Fig. 2(b) . If the time constant RsCs is much larger than the switch turn-off time, then the channel charge will be shared between Cs and CL, as is shown in Fig. 2(c) . For the case of a symmetrical transistor and Cs = CL, half of the channel charge will be deposited to each capacitor. Otherwise the following equations can be used to find out the results:
and (15)
We now multiply (15) by the ratio CL/Cs, and then subtract the result from (14), to obtain
. (16) s When the gate voltage reaches the threshold condition, the amount of voltage difference between the data-holding node and the signal-source node is Fig. 3 shows the calculated percentage of channel charge injected to the data-holding node when the source resistance is infinitely large. Similar plots were obtained by numerical integration after some special transformation of the problem [6] . The dimensionless quantity VHT~~" has been identified as the driving force of the switch charge injection effect. It has the same functional dependence as the argument of the error function in (10). A family of curves corresponding to various Cs/CL ratios have been plotted. When the switch turns off, the channel charge exits to the signal-source node and the data-holding node under capacitive coupling and resistive conduction. In the fast switching-off conditions, the transistor conduction channel disappears very quickly. There is not enough time for the charge at the signal-source side and the charge at the data-holding side to communicate. Hence, the percentage of charge injected into the data-holding node approaches 50 percent independent of the Cs/CL ratio. In the slow switching-off conditions, the communication between the charge at the signal-source side and the charge at the data-holding side is so strong that it tends to make the final voltages at both sides equal. This allows the majority of channel charge to go to the node with larger capacit ante. Another important factor in switch charge injection is the relative magnitude of the falling rate compared with the signal time constant for the channel charge during the switch turn-off period. Hence, a small source resistance will greatly reduce the amount of charge injected to the data-holding node.
III. MEASUREMENT
The holding capacitor is usually chosen around or above 1 pF to minimize the thermal noise voltage. Direct measurement of switch charge injection using single transistors has severe limitations. The stray capacitance of the equipment probe alters the capacitance at the interested node. When the gate voltage falling rate is high, the probe capacitance and inductance greatly perturbs measurement accuracy. On-chip circuitry can be used to circumvent the problem. It offers good buffering between the interested node and the measurement equipment. The insertion of a two-transistor source follower between the interested node and the external probe, as used by Wilson et al. [5] , achieves the buffering function to the first order. However, a two-transistor source follower has nonlinear voltage characteristics and limited driving capability. Fig. 6 shows the two-transistor source-follower test configuration.
The unity-gain operational amplifier is found to be a better monitor of the switch charge injection. The output of the amplifier precisely tracks the input voltage. The amplifier possesses an excellent driving capability to interface with the measurement equipment. The unity-gain op-amp test configuration is shown in Fig. 7 .
The circuit schematic of the operational amplifier used in the studies is shown in Fig. 8 . The operational amplifier is a conventional two-stage design with a source-follower output stage [7] . It is similar to the amplifier used in the on-chip capacitance measurement of MOS transistors in some respects [8] . This circuit configuration provides good common-mode range, output swing, voltage gain, and common-mode rejection ratio. Transistors Ml -M3 are p-channel current sources. The input stage consists of M5 -M8. They are a p-channel differential pair with nchannel active loads and double-to-single-ended conversion. Transistors Ml 1 and M12 are the dummy biasing string for the tracking compensation scheme and also offer dc bias to the output stage. Transistors ikf4 and M1O form a class-A output stage. A pole-splitting capacitor is used to compensate for the frequency response. If a fabrication process is primarily used for digital circuits and highquality capacitors are not readily available, a thin-gate transistor can be connected to supply the necessary capacitance. Since the input-referred noise is inversely proportional to the size of the input devices, large-geometry transistors with W/L = 99 pm/6 pm are used to keep the input-referred noise small. Notice that the substrate and source terminals of the output transistor M4 are connected together to eliminate the body effect. This configuration improves the amplifier output range. If an n-well process is used instead of a p-well process, then the output transistors would be changed to p-channel transistors because the transistor inside a well can have its substrate and source tied together. The bias of the current sources can be derived in two ways. A dedicated biasing circuit can be used. The other alternative is to apply an external bias to the pad BIAS. The latter approach turns out to be a good .1 1 10 Fig, 9 . Comparison of measured and theoretical charge injection results for the special case of Fig. 2(a) . The gate voltage fafling rate was vaned in the experiments.
choice in the application because it reduces the size of the whole test pattern without sacrificing any measurement accuracy. The dotted portion in Fig. 8 denotes the optional biasing block for the current sources.
IV. EXPERIMENTAL RESULTS
The transistors used in the experiments were fabricated using a 3-$m CMOS process. The transistor gate-oxide thickness is 50.0 nm, substrate doping is 1016 cm-3, and zero-bias threshold voltage is 0.9 V. Percentage charge injection was rn,easured against the gate voltage falling rate ranging from 1.25 X 106 to 5 X108 V/s. Fig. 9 shows the measured data and theoretical results. Good agreement between the theoretical results and experimental data is found.
V. CONCLUSION Charge injection in MOS switches has been analyzed. The analysis has been extended to the general case which includes signal-source resistance and capacitance. This extension makes the results useful for the various conditions encountered in integrated-circuit applications, Plots of the percentage charge injection corresponding to various normalized parameters are presented. The source resistance effectively offers a leakage path for the channel charge during the switch turn-off period. On-chip test circuitry with a unity-gain operational amplifier, which reduces the disturbance imposed by the measurement equipment to a minimum, is found to be an excellent monitor of switch charge injection.
